

(12) United States Patent

Dallesasse et al.

US 9.461.026 B2 (10) Patent No.:

(45) Date of Patent: *Oct. 4, 2016

(54) METHOD AND SYSTEM FOR TEMPLATE ASSISTED WAFER BONDING

Applicant: Skorpios Technologies, Inc.,

Albuquerque, NM (US)

Inventors: John Dallesasse, Geneva, IL (US);

Stephen B. Krasulick, Albuquerque,

NM (US)

Assignee: Skorpios Technologies, Inc.,

Albuquerque, NM (US)

Notice:

Subject to any disclaimer, the term of this patent is extended or adjusted under 35

U.S.C. 154(b) by 43 days.

This patent is subject to a terminal dis-

claimer.

(21) Appl. No.: 14/245,191

Filed: (22)Apr. 4, 2014

(65)**Prior Publication Data**

> US 2014/0342500 A1 Nov. 20, 2014

Related U.S. Application Data

(63) Continuation of application No. 13/869,408, filed on Apr. 24, 2013, now Pat. No. 8,722,464, which is a continuation of application No. 13/527,394, filed on Jun. 19, 2012, now Pat. No. 8,445,326, which is a

(Continued)

(51) **Int. Cl.**

H01L 21/822 (2006.01)H01L 25/16 (2006.01)

(Continued)

(52) U.S. Cl.

CPC H01L 25/167 (2013.01); H01L 21/78 (2013.01); H01L 21/822 (2013.01); H01L 23/50 (2013.01);

(Continued)

(58) Field of Classification Search

CPC H01L 21/02296; H01L 21/02365; H01L 21/02518; H01L 21/782; H01L 21/784 See application file for complete search history.

(56)References Cited

U.S. PATENT DOCUMENTS

6,429,045 B1* 8/2002 Furukawa et al. 438/107

6,583,445 B1 6/2003 Reedy et al.

(Continued)

FOREIGN PATENT DOCUMENTS

2648906 EP WO

10/2013 6/2012

WO 2012/078361

(Continued)

OTHER PUBLICATIONS

Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration; International Search Report and Written Opinion of the International Searching Authority for International Application No. PCT/US2011/061951 mailed Mar. 21, 2012, 11 pages.

(Continued)


Primary Examiner — Cheung Lee

(74) Attorney, Agent, or Firm — Kilpatrick Townsend & Stockton LLP

ABSTRACT

A method of fabricating a composite semiconductor structure includes providing a substrate including a plurality of devices and providing a compound semiconductor substrate including a plurality of photonic devices. The method also includes dicing the compound semiconductor substrate to provide a plurality of photonic dies. Each die includes one or more of the plurality of photonics devices. The method further includes providing an assembly substrate, mounting the plurality of photonic dies on predetermined portions of the assembly substrate, aligning the substrate and the assembly substrate, joining the substrate and the assembly substrate to form a composite substrate structure, and removing at least a portion of the assembly substrate from the composite substrate structure.

13 Claims, 11 Drawing Sheets



Related U.S. Application Data

continuation of application No. 13/112,142, filed on May 20, 2011, now Pat. No. 8,222,084.

(60) Provisional application No. 61/420,917, filed on Dec. 8, 2010.

(51)	Int. Cl.	
	H01L 23/50	(2006.01)
	H01L 33/48	(2010.01)
	H01L 21/78	(2006.01)
	H01L 23/00	(2006.01)
	H01L 31/18	(2006.01)
	H01L 33/00	(2010.01)
	H01L 33/52	(2010.01)
	H01S 5/02	(2006.01)
	H01S 5/026	(2006.01)

(52) U.S. Cl.

(56) References Cited

U.S. PATENT DOCUMENTS

8,222,084	B2	7/2012	Dallesasse et al.
8,368,995	B2	2/2013	Dallesasse et al.
8,445,326	B2	5/2013	Dallesasse et al.
8,559,470	B2	10/2013	Dallesasse et al.
8,630,326	B2	1/2014	Krasulick et al.
2002/0096717	A1	7/2002	Chu et al.
2004/0142575	$\mathbf{A}1$	7/2004	Brewer
2004/0253792	A1	12/2004	Cohen et al.
2006/0121373	$\mathbf{A}1$	6/2006	Yang et al.
2009/0065891	$\mathbf{A}1$	3/2009	Dantz et al.
2009/0245316	A1	10/2009	Sysak et al.
2009/0267173	A1	10/2009	Takahashi et al.

2009/0278233	A1	11/2009	Pinnington et al.
2009/0294803	A1	12/2009	Nuzzo et al.
2010/0166360	A1*	7/2010	Jones et al 385/14
2011/0032964	A1	2/2011	Sauer et al.
2011/0085572	A1	4/2011	Dallesasse et al.
2011/0085577	A1	4/2011	Krasulick et al.
2011/0244613	A1	10/2011	Heck et al.
2012/0057079	A1	3/2012	Dallesasse et al.
2012/0057609	A1	3/2012	Dallesasse et al.
2012/0057816	A1	3/2012	Krasulick et al.
2012/0104623	A1*	5/2012	Pagaila et al 257/774
2013/0302920	A1	11/2013	Dallesasse et al.
2016/0111407	A1	4/2016	Krasulick

FOREIGN PATENT DOCUMENTS

WO	2013/103769 A1	7/2013
WO	2013/109955 A1	7/2013

OTHER PUBLICATIONS

Notice of Allowance for U.S. Appl. No. 13/112,142 mailed on Mar. 20, 2012, 8 pages.

Non-Final Office Action for U.S. Appl. No. 13/527,394 mailed on Aug. $31,\,2012,\,6$ pages.

Notice of Allowance for U.S. Appl. No. 13/527,394 mailed on Jan. 29, 2013, 8 pages.

Non-Final Office Action for U.S. Appl. No. 13/869,408 mailed on Aug. $30,\,2013,\,5$ pages.

Notice of Allowance for U.S. Appl. No. 13/869,408 mailed on Jan. 6, 2014, 9 pages.

ISR/WO mailed on Mar. 1, 2013 for International Patent Application PCT/US2013/020226 filed on Jan. 4, 2013, all pages.

IPRP mailed on Jul. 17, 2014 for International Patent Application PCT/US2013/020226 filed on Jan. 4, 2013, all pages.

IPRP mailed on Jul. 31, 2014 for International Patent Application PCT/US2013/022244 filed on Jan. 18, 2013, all pages.

European Search Report for EP 11847549 completed Dec. 9, 2015,

10 pages.

First Notice of Reasons for Rejection dated Jan. 6, 2016 for Japanese Patent Application 2013-543191, 9 pages.

^{*} cited by examiner






FIG. 1










FIG. 4








FIG. 7A




FIG. 7B






FIG. 7C








FIG. 10

METHOD AND SYSTEM FOR TEMPLATE ASSISTED WAFER BONDING

CROSS-REFERENCES TO RELATED APPLICATIONS

The present application is a continuation of U.S. patent application Ser. No. 13/869,408, filed on Apr. 24, 2013, entitled "Method and System for Template Assisted Wafer Bonding," which is a continuation of U.S. patent application 10 Ser. No. 13/527,394, filed on Jun. 19, 2012, entitled "Method and System for Template Assisted Wafer Bonding," now U.S. Pat. No. 8,445,326, which is a continuation of U.S. patent application Ser. No. 13/112,142, filed on May 20, 2011, entitled "Method and System for Template 15 Assisted Wafer Bonding," now U.S. Pat. No. 8,222,084, which claims benefit under 35 U.S.C. §119(e) of U.S. Provisional Patent Application No. 61/420,917, filed on Dec. 8, 2010, entitled "Method and System for Template Assisted Wafer Bonding," the disclosures of which are 20 hereby incorporated by reference in their entirety for all purposes.

BACKGROUND OF THE INVENTION

Advanced electronic functions such as photonic device bias control, modulation, amplification, data serialization and de-serialization, framing, routing, and other functions are typically deployed on silicon integrated circuits. A key reason for this is the presence of a global infrastructure for the design and fabrication of silicon integrate circuits that enables the production of devices having very advanced functions and performance at market-enabling costs. Silicon has not been useful for light emission or optical amplification due to its indirect energy bandgap. This deficiency has prevented the fabrication of monolithically integrated optoelectronic integrated circuits on silicon.

Compound semiconductors such as indium phosphide, gallium arsenide, and related ternary and quaternary materials have been extremely important for optical communications, and in particular light emitting devices and photodiodes because of their direct energy bandgap. At the same time, integration of advanced electrical functions on these materials has been limited to niche, high-performance applications due to the much higher cost of fabricating devices 45 and circuits in these materials.

Thus, there is a need in the art for improved methods and systems related to composite integration of silicon and compound semiconductor devices.

SUMMARY OF THE INVENTION

Embodiments of the present invention relate to methods and systems for template assisted bonding of semiconductor wafers, also referred to as substrates. More particularly, 55 embodiments of the present invention relate to methods and apparatus for wafer-scale bonding of photonic devices to SOI wafers including CMOS devices. Embodiments of the present invention have wider applicability than this example and also include applications for heterogeneous growth of 60 semiconductor materials or integration of III-V materials for high-speed devices on silicon.

According to an embodiment of the present invention, methods that enable wafer-scale processing in silicon photonics are provided. As an example, according to an embodiment of the present invention, a method of fabricating a composite semiconductor structure is provided. The method

2

includes providing an SOI substrate including a plurality of silicon-based devices, providing a compound semiconductor substrate including a plurality of photonic or other devices such as high-speed transistors, and dicing or otherwise forming the compound semiconductor substrate to provide a plurality of photonic dies. Each die includes one or more of the plurality of photonic or electronic devices. The method also includes providing an assembly substrate, mounting the plurality of compound semiconductor dies on predetermined portions of the assembly substrate, aligning the SOI substrate and the assembly substrate to form a composite substrate structure, and removing at least a portion of the assembly substrate from the composite substrate structure.

According to another embodiment of the present invention, a method of growing a compound semiconductor structure on a silicon-based substrate is provided. The method includes providing an SOI base wafer having a bonding surface, providing a seed wafer, and dicing the seed wafer to provide a plurality of seed dies. The method also includes providing a template wafer, mounting the plurality of seed dies on the template wafer, and bonding the template wafer to the SOI base wafer. The plurality of seed dies are joined to the bonding surface of the SOI base wafer. The method further includes removing at least a portion of the template wafer, exposing at least a portion of a surface of the plurality of seed dies, and growing the compound semiconductor structure on the exposed seed dies.

Numerous benefits are achieved using the present invention over conventional techniques. For example, in an embodiment according to the present invention, the use of a template wafer allows more expensive III-V materials to be used sparingly, for example, only where required to implement a specific device function. Thus, the cost structure of the finished product is improved by embodiments described herein by minimizing the quantity of III-V or other materials needed. Additionally, multiple levels of optical interconnects can be formed in a photonic integrated circuit according to some embodiments by routing optical signals in patterned regions of the template wafer that remain after an anneal process is employed to create a split plane. The attach and split process described herein may be employed a single time or multiple times.

In a particular embodiment, multiple bonding processes are employed and three dimensional structures of alternating crystalline silicon with interspersed planes of III-V, II-VI, or other materials, are formed. Yet another benefit provided by embodiments of the present invention are that alignment to a silicon base wafer is performed on a wafer-scale basis. Additionally, definition of active stripes or regions may be performed on the III-V or other material after the wafer bonding process, significantly relaxing alignment tolerances.

Depending upon the embodiment, one or more of these benefits may exist. These and other benefits have been described throughout the present specification and more particularly below. Various additional objects, features and advantages of the present invention can be more fully appreciated with reference to the detailed description and accompanying drawings that follow.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is simplified schematic diagram of an integrated optoelectronic device according to an embodiment of the present invention;

FIG. 2 is a simplified flowchart illustrating a method of fabricating integrated optoelectronic devices according to an embodiment of the present invention;

FIG. 3A is a simplified plan view of a processed SOI substrate according to an embodiment of the present inven- 5

FIG. 3B is a simplified perspective view of a processed III-V substrate and dicing of the processed III-V substrate according to an embodiment of the present invention;

FIG. 3C is a simplified plan view of an assembly substrate 10 including a plurality of III-V die according to an embodiment of the present invention;

FIG. 3D is a simplified exploded perspective diagram illustrating joining of the processed SOI substrate and assembly substrate including a plurality of III-V die accord- 15 ing to an embodiment of the present invention;

FIG. 3E is a simplified perspective view of removal of a portion of the assembly substrate from the bonded substrate structure illustrated in FIG. 3D;

FIG. 4 is a simplified schematic diagram illustrating a 20 portion of a composite substrate structure after wafer bonding, assembly substrate splitting, and polishing according to an embodiment of the present invention;

FIG. 5 is a simplified plan view of a substrate with integrated optoelectronic devices according to an embodi- 25 ment of the present invention.

FIG. 6 is a simplified flowchart illustrating a method of fabricating integrated optoelectronic devices according to another embodiment of the present invention;

FIG. 7A is a simplified schematic diagram illustrating a 30 portion of a composite substrate structure during device definition according to an embodiment of the present inven-

FIG. 7B is a simplified schematic diagram illustrating a portion of a composite substrate structure after processing 35 according to an embodiment of the present invention;

FIG. 7C is a simplified schematic diagram of a multilayer structure according to an embodiment of the present inven-

FIG. 8 is a simplified flowchart illustrating a method of 40 performing heterogeneous epitaxial growth according to an embodiment of the present invention;

FIGS. 9A-9E are simplified schematic diagrams of a portion of a composite substrate structure at various fabrication stages according to an embodiment of the present 45 invention; and

FIG. 10 is a simplified schematic diagram of a multilayer structure fabricated according to an embodiment of the present invention.

DETAILED DESCRIPTION OF SPECIFIC **EMBODIMENTS**

According to the present invention, methods and systems wafers are provided. Merely by way of example, the invention has been applied to a method of bonding III-V dies (or device regions for more complex circuits) to a substrate at a wafer level using an assembly substrate (also referred to as a template wafer). The method and apparatus is applicable to 60 a variety of semiconductor processing applications including wafer-scale processing of photonics integrating silicondevices and silicon circuits integrating high-speed electronic functions with compound semiconductor devices.

The inventors have determined that the commercial sig- 65 nificance of silicon photonics will be enhanced if cost and power can be reduced relative to discrete implementations

while not sacrificing performance. According to embodiments of the present invention, performance parity is achieved by integrating III-V materials onto the silicon photonic wafer as a wafer-scale process. As described more fully throughout the present specification, template-assisted bonding provides a wafer-scale processing paradigm for the composite integration of III-V materials with silicon or silicon-on-insulator that is amenable to batch processing (cassette to cassette).

Without limiting embodiments of the present invention, the following definitions are used to define processes and structures described herein:

Composite Bonding: A wafer bonding process using a combination of metal to metal, metal interface layer assisted, and/or direct semiconductor bonding to achieve a combination of the desirable characteristics of each of these techniques. Benefits provided by these techniques include, without limitation, strength for a metal to metal bond, ability to accommodate thermal expansion coefficient mismatches and surface roughness for metal interface layer assisted, and optical transparency for direct semiconductor bonding.

Composite Semiconductor-on-Insulator (C-SOI): A silicon photonic wafer that combines wafer-bonded III-V materials on a silicon-on-insulator substrate to create a composite of III-Vs, silicon, and potentially other materials. The resultant stack is referred to as a composite semiconductor-oninsulator wafer, or a C-SOI wafer or substrate.

Template-Assisted Bonding: Wafer bonding of pieces at a wafer-scale level through the intermediate step of producing a template. As described throughout the present specification, in an embodiment, an intermediate carrier (also referred to as an assembly substrate), for example, a carrier that has been prepared to include an implant region to enable a cleaner separation of the material on the template from the carrier substrate, is utilized.

FIG. 1 is simplified schematic diagram of an integrated optoelectronic device 100 according to an embodiment of the present invention. Referring to FIG. 1, an SOI substrate 110 (also referred to as a base wafer) including a silicon handle wafer 112, an oxide layer 114 and a single crystal silicon layer 116 is processed to form one or more electronic circuits, photonic elements such as waveguides, multimode interference couplers, gratings, index tuning elements, Mach-Zender modulators (MZMs), or the like. As an example, CMOS circuits can be fabricated in silicon layer 116 providing for a wide variety of electrical device functionality. In the schematic diagram illustrated in FIG. 1, these circuits and elements are formed in layer 116 although 50 the actual device components can extend outside layer 116. Although an SOI substrate 110 is illustrated in FIG. 1, some embodiments utilize a silicon wafer in place of the SOI

A waveguide 130 formed in the device layer of the related to template assisted bonding of semiconductor 55 assembly substrate (described more fully throughout the present specification) is illustrated in FIG. 1. As shown in FIG. 1, this device layer provides for multiple functionalities, including an electrical interconnect layer connected to CMOS circuitry formed in the single crystal silicon layer 116 of the SOI substrate through via 132. The waveguide 130 can be an optical waveguide defined in the device layer to interconnect optical devices or to bring the optical signal from one section of the structure to another section. Thus, the device layer of the assembly substrate the template wafer itself can be processed into several different types of functional applications. One of ordinary skill in the art would recognize many variations, modifications, and alternatives.

In one embodiment, the substrate can be removed from the standard silicon process flow (e.g., a CMOS process flow) prior to metal patterning. The lack of metal patterning enables higher temperature processing to be performed during the template assisted bonding process described 5 herein. In this embodiment, the substrate can be returned to the fabrication facility or other suitable processing facility for completion of the standard silicon process after the template assisted bonding process. FIG. 3A is a simplified plan view of a processed SOI substrate corresponding to SOI substrate 110 illustrated in FIG. 1. The processed SOI substrate includes a plurality of device regions illustrated by the grid shown in FIG. 3A.

5

FIG. 3B is a simplified perspective view of a processed III-V substrate and dicing of the processed III-V substrate 15 according to an embodiment of the present invention. In the embodiment illustrated in FIG. 3B, dicing is performed using a saw blade but embodiments of the present invention are not limited to this particular dicing method and other techniques are included within the scope of the present 20 invention. Typically, III-V substrates are smaller than the processed SOI substrate illustrated in FIG. 3A. After the dicing operation illustrated in FIG. 3B, a plurality of III-V dies are available for mounting to an assembly substrate as described more fully throughout the present specification. 25 III-V dies can include elements suitable as gain chips, photodetectors, MZMs, circulators, or the like. Although dicing is discussed in relation to some embodiments, the present invention is not limited to this particular technique for separating materials into smaller sections for bonding. 30 As will be evident to one of skill in the art, dicing is one method suitable for use with embodiments of the present invention and other separation methods such as cleaving, etching, or the like are included within the scope of the present invention and may be utilized as well.

FIG. 3C is a simplified plan view of an assembly substrate including a plurality of III-V die according to an embodiment of the present invention. Although not illustrated in FIG. 3C, the assembly substrate, also referred to as a template substrate or wafer is processed to provide a mecha- 40 nism for wafer separation. In an embodiment, the assembly substrate (e.g., a silicon substrate that is the same size as the processed SOI substrate) is oxidized and ion implanted (e.g., using H₂ or He₂⁺ ions) to form a wafer separation region (i.e., a fracture plane) at a predetermined depth into the 45 assembly substrate. Such a process is illustrated in the assembly substrate-base layer (also referred to as a base region) and assembly substrate-device layer (also referred to as a device region) as shown in FIG. 3D. According to the illustrated embodiment, implant separation is used to 50 accomplish substrate removal, but it is also possible to physically remove the bulk of the template wafer by mechanical thinning or other lapping techniques.

In FIG. 3C, the plan view includes the surface of the base layer adjacent the dies and the various III-V dies. The device 55 layer of the assembly substrate can then be patterned with alignment features and/or bonding locations for attachment of the III-V dies as illustrated in FIG. 3C. In addition to III-V die, other devices, structures, and materials can be joined to or mounted on the assembly substrate as appropriate to the 60 particular application. In some embodiments, the strength of the bond between the III-V dies and the assembly substrate is varied as appropriate to the particular application. Thus, both strong and weak bonding between these elements is included within the scope of the present invention. 65 Examples of the other materials that can be attached to the defined bonding locations on the assembly substrate are one

or multiple III-V materials, II-VI materials, magnetic materials, silicon-based materials (e.g., silicon material with different characteristics than the silicon from the assembly substrate), nonlinear optical materials, or other materials that provide a functional enhancement to the functions provided by the devices on the processed SOI substrate. Attachment of the III-V dies or other materials can be performed using a pick and place tool or other suitable die attach systems.

6

FIG. 3D is a simplified exploded perspective diagram illustrating joining of the processed SOI substrate and the assembly substrate including the plurality of III-V die according to an embodiment of the present invention. The III-V dies mounted on the assembly substrate are represented as a III-V device matrix in FIG. 3D and one of skill in the art will appreciate that reference to a matrix indicates, not a continuous layer, but a dimension in which the III-V dies are distributed. As illustrated in FIG. 3D, the devices on the processed SOI substrate are aligned with the III-V die mounted on the assembly substrate and the two substrates are joined to form a bonded substrate structure. As will be evident to one of skill in the art, alignment of the elements provides for placement of the III-V dies mounted on the assembly substrate relative to the electronic and/or photonic circuits present on the SOI substrate. Several methods of performing wafer bonding are included within the scope of the present invention, including methods discussed in U.S. patent application Ser. No. 12/902,621, filed on Oct. 12, 2010, the disclosure of which is hereby incorporated by reference in its entirety for all purposes.

In a particular embodiment, an interface assisted bond is formed between the semiconductor elements (e.g., between the layers of the SOI substrate and the III-V dies) in which an intermediate layer (e.g., In_xPd_y, for example, In_{0.7}Pd_{0.3}), provides an ohmic contact and optical quality including transparency, stress accommodation, and other benefits.

FIG. 3E is a simplified perspective view of removal of the base region of the assembly substrate from the device region of the assembly substrate portion of the bonded substrate structure illustrated in FIG. 3D. In an embodiment, an ion implantation process performed on the assembly substrate as discussed above allows for wafer separation of a portion of the assembly substrate (the base region) to occur as illustrated in FIG. 3E. As shown in FIG. 3E, the base region of the assembly substrate is removed, and may be used again in a manner analogous to substrate reuse associated with SOI substrate fabrication and reuse techniques. Although the wafer separation process is illustrated as following the substrate bonding process, this is not required by the present invention and wafer separation may be performed before, during, or after the wafer bonding process.

In some embodiments, the processes illustrated in FIGS. 3D and 3E are combined as heat from the bonding process causes the assembly substrate to split along the plane defined by the peak of the implanted species. In other embodiments, the assembly substrate is split during an anneal process that is performed either prior to or following the bonding process. One of ordinary skill in the art would recognize many variations, modifications, and alternatives. In yet other embodiments, lapping and/or polishing steps are utilized to move the base layer portion.

The processed SOI substrate, the attached III-V die matrix, and the device region of the assembly substrate, which can include a thin silicon layer or an oxide/silicon layer associated with the device region of the assembly substrate, as illustrated in FIG. 3E can be polished using a CMP process or other polishing process to remove any residual roughness produced by the splitting process. Thus,

embodiments provide a substrate 350 that includes a silicon-III-V-silicon stack suitable for use in fabricating integrated optoelectronic devices. The substrate 350 resulting in FIG. 3E, can be further processed to define additional optical or electronic devices in the thin silicon layer. Electrical inter- 5 connects are made to the other materials as needed. Referring to FIG. 1, a portion of the device layer of the assembly substrate remains on the left portion of the device and another portion is processed to form a waveguide. A via is illustrated as passing through the device layer of the assembly substrate to make electrical contact to silicon layer 116 on the processed SOI substrate. Planarizing material is deposited to planarize and passivate the surfaces of the various device elements. Examples of planarizing material include silicon dioxide, silicon nitride, silicon oxynitride, 15 polyimide or other polymeric materials, spin-on glasses, cyclotene, pyraline, or the like. Planarizing materials may be first applied to the base wafer structure 110 and then patterned to open access areas through which the device elements may be attached to the base wafer.

As an example, if the device region of assembly substrate includes a silicon layer (e.g., single crystal silicon), this silicon layer can be removed or patterned to form optical interconnects on the chip. This enables optical routing to be provided in a process that can be repeated for multiple 25 optical levels. In embodiments in which the processed SOI substrate was removed from the fabrication facility prior to metallization processes, it is returned for those process steps to be performed.

As an alternative to the wafer splitting based on an ion 30 implantation process as illustrated in FIG. 3E, other embodiments utilize bulk removal of a portion of the assembly substrate, for example, using a chemical mechanical polishing (CMP) process. This technique can be useful when thicker silicon top layers are desired in the finished structures. One of ordinary skill in the art would recognize many variations, modifications, and alternatives.

In an embodiment, the substrate **350** including a number of integrated optoelectronic devices as illustrated in FIG. **3**E can be used as a new assembly substrate in order to create 40 a multi-layer stack of silicon and other materials by repeating the processes illustrated in FIGS. **3**C-**3**E. Patterning and planarization may be performed as the processes are repeated to define multiple layers of optical interconnects. After processing, the substrate **350** can be diced to provide 45 singulated dies (such as the device illustrated in FIG. **1**) for testing and use.

Utilizing the template assisted bonding process illustrated in FIGS. 3A-3E, a variety of devices including III-V dies, other materials suitable for use as gain chips, photodetectors, 50 MZMs, circulators, high-speed electronic devices, or the like, are mounted on the assembly substrate, which can be a hydrogen implanted silicon wafer that is patterned with alignment targets and/or material attach sites. In some implementations, hydrogen, helium, or other implantation 55 processes are performed prior to patterning to define the split plane illustrated in FIG. 3E along which the SOI wafer splits, for example, during an anneal step. Referring to FIG. 3E, the illustrated embodiment includes a thin silicon device layer, creating a silicon-III-V-silicon stack. The device layer 60 can be removed or patterned to form optical interconnects on chip and to enable optical routing, which can be repeated for multiple optical levels. As an example, traces could be patterned in the silicon to form, effectively, an upper plane of optical waveguides. As another example, connections 65 could be formed between multi-core processors in the SOI substrate and optical waveguides in the device layer. In some

8

embodiments, the assembly substrate can be repolished and reused. As illustrated in FIG. 10, the processes described herein can be repeated to create multi-layer stacks of III-V dies and silicon, allowing for multi-layer optical interconnects to be formed.

FIG. 2 is a simplified flowchart illustrating a method 200 of fabricating integrated optoelectronic devices according to an embodiment of the present invention. The method includes processing a III-V substrate to form III-V devices (210), such as lasers, optical gain media, detectors, modulators, optical elements, or the like. In addition to the formation of III-V devices other materials can be processed to form magnetic device elements for devices such as optical circulators or isolators, other optoelectronic elements, and the like. After device processing, the III-V substrate can be lapped to form a uniform thickness and diced to provide III-V dies (212). Lapping is not required.

The method also includes preparing an assembly substrate (220). In an embodiment, a silicon substrate is oxidized, 20 implanted, and patterned to provide mounting locations for the III-V dies discussed above (222). The assembly substrate in this embodiment includes a base region and a device region separated by a split plane defined by the peak of the implant dose (e.g., formed during a hydrogen implantation process). The patterning process can include definition of metal patterns on the template wafer that define locations where the semiconductor pieces (e.g., III-V semiconductor devices) are bonded. In some embodiments, in addition to or in place of metal patterns, targets are formed during the patterning process to provide an indication of locations at which the semiconductor pieces (e.g., III-V semiconductor devices) are directly bonded. As described more fully throughout the present specification, the device region is bonded to the processed SOI substrate and used for device fabrication and the base region is removed and potentially reused. An SOI substrate is processed (230) to provide CMOS devices, electronics, photonic elements, and the like. The SOI substrate is prepared for wafer bonding operations including surface preparation (232). The assembly substrate and the SOI substrate are aligned (240) and a wafer bonding process is performed to join the two substrates and form a composite substrate structure (242).

An anneal process is then used to split the assembly substrate at the depth at which the peak of the implant dose lies (244). In some embodiments, this step is omitted since the assembly substrate splits as a result of the wafer bonding process (242). In some embodiments, the substrate after splitting is polished (246) to remove surface roughness resulting from the splitting process. FIG. 4 is a simplified schematic diagram illustrating a portion of a composite substrate structure after wafer bonding, assembly substrate splitting, and polishing according to an embodiment of the present invention. Subsequent processing can also be performed to pattern optical waveguides in the device layer of the assembly substrate (248) and to form electrical interconnects (250). The bonds between the bond pads, the SOI substrate, and the III-V dies, as well as the bonds between the III-V dies and the SOI substrate can be metal-assisted bonds, semiconductor-semiconductor bonds, or the like, as described in U.S. patent application Ser. No. 12/902,621, referenced above.

Although the assembly substrate can be split at or near the depth of the implant dose peak, embodiments of the present invention are not limited to this particular split depth and other depths other than the peak of the implant dose can be achieved. Also, it should be noted that while splitting using an anneal process is described herein as a method of

removing the assembly substrate, other methods are included within the scope of the present invention, for example, without limitation, lapping to remove the bulk of the assembly substrate, or other suitable techniques.

It should be appreciated that the specific steps illustrated in FIG. 2 provide a particular method of fabricating integrated optoelectronic devices according to an embodiment of the present invention. Other sequences of steps may also be performed according to alternative embodiments. For example, alternative embodiments of the present invention may perform the steps outlined above in a different order. Moreover, the individual steps illustrated in FIG. 2 may include multiple sub-steps that may be performed in various sequences as appropriate to the individual step. Furthermore, additional steps may be added or removed depending on the particular applications. One of ordinary skill in the art would recognize many variations, modifications, and alternatives.

FIG. 5 is a simplified plan view of a substrate with integrated optoelectronic devices according to an embodiment of the present invention. Referring to FIG. 5, the SOI substrate is illustrated with electrical bond pads formed at peripheral portions of the SOI substrate. CMOS circuits are typically formed in the SOI substrate. Silicon waveguides formed in the device layer of the assembly substrate provide 25 for optical communication between III-V devices located at the III-V device regions and CMOS elements formed in the SOI substrate and/or other III-V devices. As an example, four multi-core processors fabricated in the four illustrated portions of the CMOS circuitry region can be interconnected 30 using optical waveguides optically coupled to the illustrated III-V devices.

FIG. 6 is a simplified flowchart illustrating a method of fabricating integrated optoelectronic devices according to another embodiment of the present invention. In the embodiment illustrated in FIG. 6, unprocessed epitaxial material is thinned and attached to an assembly substrate for further processing. The method 600 includes growing epitaxial structures and preparing other materials (610) useful for lasers, detectors, modulator, optical elements, high-speed 40 electronics, magnetic devices, or the like. These unprocessed wafers can be diced (612) to form device elements for further processing. The unprocessed wafers can be thinned after or as part of the epitaxial growth process.

An assembly wafer is prepared (620), for example by 45 oxidizing, implanting, and patterning a silicon wafer to form a device layer and a base layer. In some embodiments, one or more of these steps are not performed as appropriate to the particular application. The device elements from the unprocessed wafer are mounted onto the assembly wafer 50 (622). An SOI base wafer is processed (630), which can include the formation of CMOS circuits, electronics, and photonic elements and prepared for wafer bonding (632). In an embodiment, additional metals are deposited onto the SOI base wafer to form contact regions to the unprocessed epitaxial material during the wafer bonding process described below.

The assembly wafer and SOI base wafer are aligned (640) and wafer bonded (642). In an embodiment, the assembly wafer is aligned to the SOI base wafer, but this is not 60 required by embodiments of the present invention. The assembly wafer is split using an anneal process, for example, at approximately the peak of the implant dose (644). A polishing process (e.g., CMP) is used to remove surface roughness resulting from the separation of the device layer 65 of the assembly wafer from the base layer of the assembly substrate (646).

10

After the wafer bonding process and removal of the base layer of the assembly wafer, additional process steps such as patterning of the device layer to form optical waveguides (648) and proton implantation or III-V oxidation (650) may be performed to define active stripe regions on the epitaxial material. For example, during a proton implantation process, the energy of the implant is selected such that an implant through the "back" of the device structure (formed in the III-V material) defines the stripe region in the material adjacent to the bond to the SOI base wafer. Planarization of layers (652) and repeating of one or more of the steps illustrated in FIG. 6 can be used to build up a multilayer structure. Patterning of electrical interconnects to the III-V materials is performed in some embodiments (654).

In the embodiment illustrated in FIG. 6, epitaxial material is bonded and then post-processed to define stripe regions and interconnects to the regions on the processed SOI substrate that can include optics and have other traces defined on them. An advantage of the embodiment illustrated in FIG. 6 is the reduction or elimination of tight alignment tolerances associated with pre-defined features on the III-V devices. Thus, although the embodiment illustrated in FIG. 6 shares common elements with the embodiment illustrated in FIG. 3, the method illustrated in FIG. 6 may provide benefits not available using the method illustrated in FIG. 1. As an example, because the active stripe region is formed after bonding in the embodiment illustrated in FIG. **6**, the alignment tolerance of both the process of attachment to the assembly wafer and the alignment of the assembly wafer to the SOI base wafer are substantially reduced (on the order of approx $\pm 1 \, \mu m$ to approx $\pm 10 \, \mu m$).

It should be appreciated that the specific steps illustrated in FIG. 6 provide a particular method of fabricating integrated optoelectronic devices according to an embodiment of the present invention. Other sequences of steps may also be performed according to alternative embodiments. For example, alternative embodiments of the present invention may perform the steps outlined above in a different order. Moreover, the individual steps illustrated in FIG. 6 may include multiple sub-steps that may be performed in various sequences as appropriate to the individual step. Furthermore, additional steps may be added or removed depending on the particular applications. One of ordinary skill in the art would recognize many variations, modifications, and alternatives.

FIG. 7A is a simplified schematic diagram illustrating a portion of a composite substrate structure during device definition according to an embodiment of the present invention. As illustrated in FIG. 7A, the III-V device elements (or other materials) are bonded to the SOI base wafer such that the planarizing material may be under the device layer or above the device layer. In one process flow provided by embodiments of the present invention, openings are defined in the planarizing material that allow the III-V device to be bonded. Formation of the planarizing material under the device may occur if access regions in the template wafer allow the formation of this planarizing material subsequent to the patterning of the template wafer, but prior to definition of the implant mask. Regions are opened to access the III-V device and an implant mask is formed on the "back" side of the III-V device elements and as described above, the implant defines the active regions. After implantation, postprocessing is performed to define interconnects, provide for planarization, and the like.

FIG. 7B is a simplified schematic diagram illustrating a portion of a composite substrate structure after processing according to an embodiment of the present invention. As illustrated in FIG. 7B, the implant mask has been removed

11 and an additional planarizing material has been deposited and planarized to provide passivation among other benefits.

FIG. 7C is a simplified schematic diagram of a multilayer structure according to an embodiment of the present invention. As illustrated in the cross section in FIG. 7C, multiple 5 levels of silicon and III-V materials are formed by using the embodiments described herein. Silicon layers can be used to create optical waveguides or can be patterned with vias to carry electrical connections to the III-V semiconductors or other materials in the layer stack. Utilizing embodiments of the present invention, it is possible to create circuits in the illustrated silicon device layers (originally from the assembly wafer), thus creating a "3-D" integrated optoelectronic circuit. One of ordinary skill in the art would recognize many variations, modifications, and alternatives.

FIG. 8 is a simplified flowchart illustrating a method of performing heterogeneous epitaxial growth according to an embodiment of the present invention. The method 800 utilizes crystal "seeds" that are attached to the assembly wafer and then bonded to a processed wafer, for example, a 20 silicon or SOI wafer using, for example, either direct wafer bonding or metal-assisted bonding. Metal assisted bonding is utilized in some embodiments since the metal layer helps to accommodate stress between materials with dissimilar thermal coefficients of expansion. The seed material may be 25 any non-silicon crystalline material that is desired on the silicon, for example, InP or GaAs seed material or other suitable materials. Although an assembly wafer is utilized in the embodiment illustrated in FIG. 8, this is not required by the present invention and some embodiments dispense with 30 the use of the assembly wafer and grow epitaxial material on a generic wafer having a dissimilar lattice constant. In other embodiments, III-V material mounted on an assembly wafer form a layer of seeds for epitaxial growth of III-V materials on an SOI wafer following high-temperature CMOS pro- 35 cessing steps. One of ordinary skill in the art would recognize many variations, modifications, and alternatives.

Referring to FIG. 8, the method 800 includes lapping a seed material wafer to a uniform thickness (810). In some embodiments, the seed material wafer is received at a 40 uniform thickness and step 810 is omitted. Seed material may also be lapped and polished to a uniform thickness subsequent to the mounting to the assembly wafer (822). The seed material wafer is diced (812) to provide a plurality of seed material dies. In various embodiments, the seed 45 material is a III-V material, a II-VI material, a magnetic material, a non-linear optical material, or the like. An assembly wafer is prepared (820) and the seed material dies are mounted to the assembly wafer (822). During preparation of the assembly wafer (820), the oxidation, implant, and 50 patterning steps may all be used or a subset may be used. For example, any or all steps may be eliminated depending upon the particular structure of the overall 3-D layer stack.

An SOI base wafer is processed up to, but not through, metal deposition processes (830) and the SOI base wafer is 55 prepared for wafer bonding (832). In the illustrated embodiment, the SOI base wafer is processed up to the metal deposition processes, but this is not required by the embodiments of the present invention. In other embodiments, the SOI processing is stopped prior to steps preceding the metal 60 deposition processes and these steps prior to the metal deposition processes are then performed after epitaxial growth (e.g., at step 850). One of ordinary skill in the art would recognize many variations, modifications, and alter-

The assembly wafer is aligned with the SOI base wafer (840) and wafer bonding is performed to join the wafers

12

together (842). FIG. 9A illustrates the implanted assembly wafer with the attached III-V seed dies aligned with the SOI wafer prior to wafer bonding. As described more fully below, the embodiment illustrated in FIGS. 9A-9E utilizes III-V seed crystals in a selective epitaxial growth process. As an example, rather than bonding an InP structure containing various epitaxial layers, a set of InP seed crystals are bonded to the assembly substrate, which is then bonded to an SOI substrate. Openings are made to expose the InP seed crystals, and selective epitaxy is performed define device regions (e.g., gain materials in a first region, detectors in another region, MZM devices in a third region, etc.), thus providing a generalized approach for selectively growing III-V materials on selected regions overlying silicon devices. Mixed seed materials may be used, for example InP and GaAs, III-V and II-VI material, or the like.

FIG. 9B illustrates the implanted assembly wafer after a CMP process is performed to planarize the surface of the seed dies and the device layer of the assembly wafer. Wafer bonding of the two wafers is illustrated in FIG. 9C. The assembly wafer is split at approximately the implant dose peak to form a device layer and a base layer in embodiments utilizing an implantation process. In other embodiments, the assembly wafer is polished to remove a portion of the assembly wafer. In the embodiment illustrated in FIG. 9D, a CMP process is used to remove surface roughness at the split plane. The base layer has been removed and is not illustrated in FIG. 9D. In some embodiments in which the processed devices are attached to the assembly wafer, the thickness tolerances of the III-V seed dies is controlled (e.g., by a polishing process) to provide for uniform bonding between bond sites on the SOI substrate and the III-V seed dies. In addition to CMP processing, a dry or wet chemical etch process could be used to open a hole above the III-V seeds to provide an area for epitaxial growth through the

Access areas are opened for growth on the seed material dies (848) and epitaxial structures are grown using selective epitaxy as illustrated in FIG. 9E. The seed material may be accessed through wet or dry etching, CMP, or the like. Thus, although the seed material dies are mounted on an SOI wafer at this stage of the process, epitaxial growth of materials with a lattice constant dissimilar from silicon can be performed to form epitaxial materials lattice matched to the seed material dies. Thus, heterogeneous growth (III-V materials on a silicon substrate (e.g., an SOI substrate)) are provided by embodiments of the present invention.

After growth of epitaxial structures lattice matched to the seed material, the remainder of the CMOS processing, as well as processing of the seed materials (e.g., III-V materials) can be performed, including the metal deposition steps not performed in step 830. Different seed materials may be accessed at different points in the process for embodiments in which growth on multiple different seed materials is performed (for example, both GaAs and InP). Masking of predetermined portions of the substrate can be performed to access these varied seed materials.

In light of the applicability of the methods and systems described herein to different seed materials, it should be noted that embodiments of the present invention are therefore useful for applications where high-speed III-V devices or circuits are incorporated onto the silicon wafer and embodiments of the present invention are not limited to optical elements joined to the silicon substrate. As another example, embodiments of the present invention are useful for the fabrication of short-distance optical interconnects (e.g., core-to-core, chip-to-chip, or the like) that can be

combined with longer-haul optical devices. Further examples might include integration of high-speed transistors for circuits (such as power amplifiers) with other circuits formed in CMOS for wireless communications applications.

The various steps illustrated in FIG. 8 can be repeated to 5 form a multilevel structure as discussed in relation to FIG. 6. It should be appreciated that the specific steps illustrated in FIG. 8 provide a particular method of performing heterogeneous epitaxial growth according to an embodiment of the present invention. Other sequences of steps may also be performed according to alternative embodiments. For example, alternative embodiments of the present invention may perform the steps outlined above in a different order. Moreover, the individual steps illustrated in FIG. 8 may include multiple sub-steps that may be performed in various 15 sequences as appropriate to the individual step. Furthermore, additional steps may be added or removed depending on the particular applications. One of ordinary skill in the art would recognize many variations, modifications, and alternatives.

Utilizing the methods illustrated in reference to FIGS. 8 20 and 9A-9E, seed crystals are attached to the assembly substrate and then bonded to a silicon or SOI substrate using direct wafer bonding, metal-assisted bonding, or the like. Some embodiments utilize metal-assisted bonding since the metal layer will help to accommodate stress between mate- 25 rials with dissimilar TCEs. The seed material can be nonsilicon crystalline materials that are integrated with silicon, for example, InP, GaAs, other III-Vs, II-VIs, or other suitable seed material. In an alternative embodiment, the assembly substrate is not used and epitaxial structures are formed 30 on a substrate having a dissimilar lattice constant. As illustrated, the seed material may be accessed through wet or dry etching, CMP, or the like.

Different seed crystals may be provided and/or accessed at different points in the process if growth on multiple 35 different seed materials is desired (for example, both GaAs and InP or a II-VI). The use of multiple seed materials will be useful for applications in which high-speed III-V devices or circuits are incorporated onto the silicon structure. Thus, embodiments of the present invention are not limited to 40 tor structure as recited in claim 1, wherein: optical interconnection applications. As another example, this process would be applicable to the combination of short-distance optical interconnects (e.g., core-to-core, chipto-chip) with longer-haul optical devices.

FIG. 10 is a simplified schematic diagram of a multilayer 45 structure fabricated according to an embodiment of the present invention. In the embodiment illustrated in FIG. 10. an SOI substrate including CMOS devices is provided including SOI base wafer 1024, buried oxide (BOX) layer 1022, silicon layer 1020 and CMOS circuitry. A silicon 50 device layer 1018 is joined to the SOI substrate and epitaxial layer 1016 is grown on seed crystals integrated with the silicon device layer 1018. Planarizing material in the plane of the device layer 1018 is illustrated.

Subsequent device layers and epitaxial layers are illus- 55 trated making up the multilayer structure. These layers are formed through repeating the template assisted bonding process with additional templates having seed material, epitaxial material, or the like. For example, template wafers with seed material 1014 and 1012 can be bonded sequen- 60 tially. Etched openings in the template wafer provide access for selective area growth of epitaxial structures. Vias and interconnects may also be formed between and within the layers. Additional electronic devices or circuits may also be formed on the template wafers in the stack.

Thus, multilayer structures are fabricated using the seed crystal approach described herein. As illustrated in FIG. 10,

14

multiple levels of electronics (e.g., CMOS circuits) are fabricated in the silicon device layers that are separated from the various assembly wafers as the structure is built up layer by layer. Although growth of III-Vs on silicon is illustrated, other embodiments utilize other material systems such as GaN on Sapphire and other lattice mismatched structures. In an embodiment, the growth of the final III-V epitaxial material is performed on seed crystals regions on SOI wafer. One of ordinary skill in the art would recognize many variations, modifications, and alternatives.

It should be noted that III-V devices discussed herein may have other than photonic functions. For example, embodiments of the present invention can be used to bond III-V materials for high-speed devices such as cell phone power amplifiers onto a silicon or SOI wafer with other functions. Other non-photonic applications are included within the scope of the present invention as well.

It is also understood that the examples and embodiments described herein are for illustrative purposes only and that various modifications or changes in light thereof will be suggested to persons skilled in the art and are to be included within the spirit and purview of this application and scope of the appended claims.

What is claimed is:

1. A method of fabricating a composite semiconductor structure, the method comprising:

providing a first substrate having a device surface and one or more semiconductor devices thereon;

providing a second substrate having epitaxial compound semiconductor materials;

dicing the second substrate to provide a plurality of compound semiconductor seed dies;

bonding at least one of the plurality of compound semiconductor seed dies to the first substrate to form the composite semiconductor structure; and

growing epitaxial compound semiconductor layers on the at least one of the plurality of compound semiconductor

2. The method of fabricating the composite semiconduc-

the device surface is part of a device layer of a siliconon-insulator (SOI) wafer;

the SOI wafer comprises a silicon-dioxide layer under the device surface; and

the SOI wafer comprises a silicon handle under the silicon-dioxide layer.

- 3. The method of fabricating the composite semiconductor structure as recited in claim 1, wherein the one or more semiconductor devices comprise at least one of a CMOS device, a BiCMOS device, an NMOS device, a PMOS device, a detector, a CCD, or an optics device.
- 4. The method of fabricating the composite semiconductor structure as recited in claim 1, further comprising:

mounting the at least one of the plurality of compound semiconductor seed dies to a third substrate; and

- removing the third substrate from the least one of the plurality of compound semiconductor seed dies after bonding the at least one of the plurality of compound semiconductor seed dies to the first substrate.
- 5. The method of fabricating the composite semiconductor structure as recited in claim 1, wherein the composite semiconductor structure comprises one or more photonic devices, wherein the one or more photonic devices includes a laser, a detector, a modulator, an optical isolator, and/or an optical circulator.
- 6. The method of fabricating the composite semiconductor structure as recited in claim 1, the method further

comprising bonding the plurality of compound semiconductor seed dies to the first substrate.

- 7. The method of fabricating the composite semiconductor structure as recited in claim 1, wherein:
 - the first substrate is etched to form a pit; and at least one of the plurality of compound semiconductor seed dies is bonded in the pit.
- **8**. The method of fabricating the composite semiconductor structure as recited in claim **7**, wherein the at least one of the plurality of compound semiconductor seed dies is 10 covered after being bonded in the pit.
- **9**. The method of fabricating the composite semiconductor structure as recited in claim **1**, wherein the plurality of compound semiconductor seed dies comprise III-V or II-VI material.
- 10. The method of fabricating the composite semiconductor structure as recited in claim 1, wherein the first substrate comprises silicon.
- 11. The method of fabricating the composite semiconductor structure as recited in claim 1, wherein the first substrate 20 comprises optical elements formed in silicon.
- 12. The method of fabricating the composite semiconductor structure as recited in claim 11 further comprising, after growing epitaxial compound semiconductor layers, fabricating gate metals on doped regions of the first sub- 25 strate
- 13. The method of fabricating the composite semiconductor structure as recited in claim 1, further comprising defining one or more functional elements on the at least one of the plurality of compound semiconductor seed dies after 30 bonding the at least one of the plurality of compound semiconductor seed dies to the first substrate.

* * * * *